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INTRODUCTION , _\ ~
Advances in very-large scale integration (VLSl) and wafer-scale --integration
(WSl) technology have made possible the manufacturing of large density memory chips.
With integrated-circuit densities of RAMs (Random Access Memory) increasing, tbe
probability of defects 10 them also mcreases. For viable yield, these chips must be
designed to be defect tolerant.
The general architecture under consideration is a RAM subdivided into modules
that are linked together by an interconnection structure. The individual modules are
memory cell arrays with independent control units. In a partitioned RAM system, defect
tolerance can be achieved in two ways [2]. The first approach is to add local redundancy
in the form of spare rows/columns to the modules of the RAM. A second option is to
have global redundancy in the form of spare modules to replace defective ones. Purely
local redundancy in the spare row/column approach is good for array cell and purely
global redundancy in the fonn of spare modules requires the use of a spare module for
even a single -cell failure in any module. This approach leads to an excessive number of
spares for any reasonable yield, thus, making the area overhead high and redundancy
utilization low.
Therefore, redundancy in the form of additional (spare) rows and columns has
been extensively used to reconfigure faulty memory arrays and enhance the yield [4]. In
this application, spare TOWS and columns are added to a memory chip containing a
programmable address decoder. Faulty rows and columns from the primary portion of the
array are then replaced by spare rows and columns by programming the address decoder
to map addresses meant for the faulty row or column :replacing it. In oIder to.isalvagc 11
faulty array however, an assignment of spare rows and columns- to faillty' rows and
columns must be found which eliminates all faulty cells. This ~s known as the array
reconfiguration problem. [5]
As early as 1986, Kuo and Fuchs (4] showed that the problem of reconfiguring
redundant RAM (RRAM, i.e. a random access memory with spare rows/coluUUls) is Np·
complete for functions with finite set size. This is equivalent to state that the detection
and diagnosis problem can be solved correctly with 100% confidence (no uncertaincy
region) only when the fully exhaustive search for finding the repair-solution has been
completed. Thus heuristic algorithms are likely to be the major viable approach to solve
this problem. Several key heuristic algorithms have been developed to guide the process
of searching for a solution. They can be classified broadly into three categories, namely,
must-repair analysis, irreparability tests, and row/column selection heuristics. Given a
defective RRAM, a Must·Repair algorithm (14] is used to find the set of must-repair
rows and columns and remove them. If there are not enough spares to cover the must4
repair rows and columns, the array is irreparable, determined by irreparability tests.
Irreparability tests can be performed in two ways according to the specific conditions:
fault count after Must-Repair (15J or Early Abort test [4]. A Row/Column selection
algorithm (2] iteratively replaces the row or column that contains the most number of
faults with a spare row or spare column, until all faults are eliminated or it runs out of
spares. Based on the above heuristics, more algorithms are developed to reconfigure
defective RRAMs faster and more effectively. A fast greedy heuristic algorithm (161 and
the f'I' ~test [8] were presented to test for repairability with an improved bound for
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detecting irrepairability. Shen and Lombardi [17] proposed a.new"efficient Rnd heuristic
approach to detect reparability/irreparability for memory chips ;witb redundanoy. The
main benefit of tbis approach is its practicality with respect to fast execution time and the
improved ability to diagnose a VLSI redundant memory before the generation of the
repair-solution. Most recently, a linear search algorithm was proposed for repair analysis
with 4 spare rows/4 spare columns [L8]. Unfortunately, all existing repair algorithms are
either those which take polynomial time but may not find a solution even if one exists or
are exhaustive tree-search algorithms with a worst case exponential time complexity to
find a solution if one exists. Hence, An algorithm-free structure function is desired to
solve the problem of memory reconfiguration.
In this thesis, an algorithm-free structure function was developed to measure
extensively the yield of a fault-tolerant embedded memory system. Consequently, the
relationship has been investigated among the size of the memory module, the number of
spare row/column and the yield under certain distribution models at which memory faults
may occur. The more accurate prediction of the reliability, the conditional probability
that the system performs correctly under specific system failure rate would make
manufacturing of more dependable embedded memory system in terms of reliability and
system yield while maintaining minimal amount of redundancy come true.
The remainder of this thesis is divided into the following chapters. In Chapter II,
preliminaries related to this research work and generalized architectural models of
reconfigurable embedded memory with redundancy will be introduced and discussed.
Yield analysis based on the proposed architectural models and different fault distribution
models will be described in Chapter 111. Parametric simulations and their results will be
3
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shown in Chapter IV. The overhead of the architectural models and the results obtained
from the parametric simulations will be discussed in Chapter V. Finally, conclusion and
future work will be given in Chapter VI.
4
CHAPTER II
PRELIMINARIES AND REVIEW
2.1 Fault Distribution Models
Two major probabilistic models have been adopted for fault distribution. One is
random fault distribution and the other is clustered fault model.
2.1.1 Random Fault Distribution
The simplest model of defect spatial distribution would be to assume that defects
are randomly distributed. Shi and Fuchs have shown a probabilistic model in which faults
occur independently [21). In this model, each single fault is assumed to be limited to a
single element and each fault appears with equal probability pen) and faults are
statistically independent of each other. Because of its simplicity, this model has been
most used to analyze the memory configuration [22]. Random fault distribution, however,
is Jess accurate when the average defect densities were detennined while the intensity of
that distribution varies from wafer to wafer. Therefore, such a model has long been
known to poorly predict the yield of chips of proposed [23J .
2. J.2 Clustered Fault Model
Defects in VLSI circuits tend to occur in clusters due fo defects that span multiple
cireui t elements [24), [25]. This physical phenomenon is referred [0 as defect clustering.
There is a distinction between physical defects and circuit faults. A defect is any
imperfection on the wafer, but only the fraction of defects that actually affect the circuit
5
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operation are called faults. In this research, modeling the distribution of faults IS
concentrated on rathei than that of defects in order to estimate yield.
The accuracy of the estimated yield depends on the statistical model selected to
describe the spatial distribution of manufacturing faults. The spatial fault distribution and,
in particular, the manufacturing fault clustering depends on the dimension of the chips.
Fault clusters in integrated circuits can be roughly categorized into four classes [26]:
the first class includes clusters much larger than the chip size (large size
clustering);
the second class of clusters deals with fault clusters that are smaller than the
chip area (small size clustering);
the third class of clusters deals wit fault clusters with dimension similar to that
of the chip area (medium size clustering);
the fourth class of fault clusters deals with clusters that vary in dimension.
Different models have been proposed for these classes of fault clusters. Among
these models, the negative binomial distribution has been introduced because it is the best
to fit the experimental data in the case of large-size clustering as well as small-size fault
clustering [27]. Unified yield method [261 and the center-satellite model [28] have been
used in the presence of medium size clustering. These models, however, are based on
parameters and assumptions that are difficult to determine and use [28].
2.2 Notations used in this work
an N x N memory array with N rows, N columns and N2 elements
number of rows or columns in a single-region memory array, excluding
6
spares
• s:
• alJ
• p
• K
• fj
• CJ
• m
• n
· )...
• Cl
• y
number of spare rows or columns
an element of AN
fault probability within an memory array
the total number of possible faulty cells in a memory array
a row in AN
a column in AN
number of memory modules (blocks) in a multi-region memory array
number ofrows or columns in a memory module (block) in a multi-region
memory system, excluding spares
average number of faults per chip
the clustering parameter for the considered area
manufacturing yield
2.3 Assumptions made in this research
• Faulty cells occurring in a memory array can be locally tolerated by field-
reconfiguration of the given spare row/column redundancy.
• Only stuck-at faults are considered. In a memory array, there could be two types
of faults, a stuck~at fault and a coupling fault. A stuck-at fault is said to occur at
cell i if the logic value of the cells is always at 0 or I, while a coupl ing fault I -> j
is said to occur if a read or write operation at address i forces the contents of cell j
to a certain value, 0 or 1. Tn the coupling fault, cell i is called the coupling cell
and cell j is the coupled cell. Hence, with regard to these two different types of
7
1
fault cells, the requirement for repairing is different also. To repair stuck-at
faults, the row or column where they are located may be replaced with a spare
row or spare column, respectively. As to coupling faults, either the coupled cel I or
the coupling cell may be replaced. If the coupling cell is replaced, the repair must
ensure that the coupling cell is not accessed, even internally to the chip. In most
DRAMs (Dynamic Random Access Memory), this can be done by disabling the
row (word line), and not by disabling the column (bit line). Thus a coupling fault
is repaired by replacing the coupled cell with a spare row or column, or by
replacing the coupling cell with a spare row [6]. In recent years, the problem of
reconfiguring RRAMs with stuck-at faults has attracted a great deal of research
(6] [7] [8] [9].
• The number ofrows and columns in the memory array (block) are equal.
• The number of spare rows and columns in the memory array or block are equal.
• No solution cost is considered regarding to memory reconfiguration.
• Number of spare rows and spare columns grows linearly with N.
2.3.1 Assumptions for Random Fault Model
• The faults are under a probabilistic model in which all faults are independently
random distributed, as described in [6].
• Each fault appears with equal probability ofp and p is a constant with O<p< I.
2.3.2 Assumptions for Clustered Fault Model
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• The number of faults is distributed according to the negative binomial
distribution.
• Faults are unifonnly distributed on the chip area.
• Only Fault Prone (denoted by FP) chip is considered on a wafer.
• Single fault clustering is considered.
• Although there are several fault types originating from manufacturing defects,
only single cell fault is considered for the simplicity.
2.4 Generalized architectural models
In this thesis, generalized architectural models for reconfigurable memory with
redundancy based on the idea of memory arrays cutting as stated in [I 9] are given in
Figure I. Therefore, 3 architecturaJ models are considered in this paper. Characteristlcs
of these models can be summarized as follows.
• Figure I (a), which is called single -region memory array model, contains N x N
cells. There are 5 defective elements which can be located at any of the N2
memory cells, namely random distribution. Each fault occurs independently of
other fault(s). This allows the possibility of overlapping defects, complicating the
analysis somewhat but making the model more realistic. The system can be
reconfigured by line replacement, which is called row/column deletion.. Tn this
case, one row and two columns replacement can reconfigure the faulty memory,
i.e. the memory is repairable/fault-tolerant. There are other ways, e.g. two rows
replacement could be used but this is not considered in this research as stated in
the assumption.
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• In a multi-region memory model, shown in Figure 1(b), a memory array is
partitioned onto several modules (blocks) with different repair probabilities. Each
module may have several spare elements (redundant rows and/or columns) to
repair defective cells encountered in the block. Some spare dements may be
common for the neighboring blocks, which are called shared spares. Others which
are specific to only one block are called local spares.
• Multi-region memory with hierarchical redundancy as shown in Figure 1(c), local
spares are like those in the multi-region memory system. However, shared spares
are split into 2 portions, each of which can repair half of one row/column. It is
expected that when a spare line is divided into segments and then used to repair
faulty cells on the different row (or columns) in the original memory array, it will
be highly beneficial in the repair process ofRRAMs.
For faulty memory arrays containing spare rows and columns, some of the most
challenging problems are the achievement of acceptable yield and the minimization of
redundancy area [8] [19]. When the failure rate is too low comrared to the number of
spares, then the array can be trivially repaired, but the spares are \'lasted. However, when
the failure rate is too high compared to the number of spares, then the array is almost
never repairable. Effective use of redundancy requires the modeling of the trade-offs
between yield enhancement and the level of redundancy. Thus, appropriate balancing of
the acceptable yield and minimal redundancy area is desirable for high-reliable, low-cost
manufacturing of memory arrays. Multi-region memory model with redundancy and
multi -region memory with hierarchical active redundancy as shown in Figure I(b) and
1(c) can be obtained from single-region memory model wi th redundancy by cutting spare
10
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cFigure 1. Three different memory models studied in this paper. Figure 1(a) is single-
region memory array with redundancy; 1(b) is multi-region memory with
redundancy; l(c) is multi-region memory with active active hierarchical redundancy.
lines very accurately into segments with the advances in laser and integration
technologies. It will be meaningful to compare the yield among these three models to
determine the optimal memory design of trade-offs between yield enhancement and
the level of redundancy.
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CHAPTER ]11
YIELD ANALYSIS
3.1 Yield analysis under random fault distribtioD model
3.1. J Yield Analysis in Single-region Memory Array
In N x N single-region memory array, it uses row and column sparing as the
means of providing s spare rows and s spare columns of memory integrated circuits (les).
[f a memory IC fails, then the row/column containing that lC is eliminated from the
system and replaced with a spare row/column. Therefore, the process of reconfiguration
requires that the fault be detected, located and successfully removed from the system so
that the system can still be operable. As long as all the faulty cells are located within s
rows and columns, the memory system will be able to tolerate these failures.
Lemma 1: in a given N x N memory array, the reliability of the system is Y = I when
K:S s.
Proof: K faulty cells at most can be distributed Within K rows/columns whcn K < N
or N rows/columns when K ~ N. When K :S 5, all the fault containing lines can be
replaced by the spares, therefore, Y is I.
Lemma 2: In N x N memory array, when s ~ N, Y ,- I without regarding p.
Proof: It is obvious that when there are more spares than the size of memory array. all
the rows/columns can be replaced by the spares [0 recover the system operable.
When the number of failures is more than s, only those with positIons within ~
rows and s columns can be reparable. The amount of the combinations of all K failures
within in I row/column in N x N array is
13
(1)
Also, the number of the combinations of all K failures located within 1 row/column
(2)
The number of the combinations of all K failures within 2 rows/columns in N x N array is
(3)
The number of the combinations of all K failures within s rows/columns in N x N array is
(N) (Nes) .-I(S)Ts : .( - L . .Ci)\,s K ,~I V
The probabi Iity 0 f repairable combinations of K failures is
\
Y - (''iTil(N.N)l
,~I
3. J .2 Yield Anal ysis in Multi -region Memory Array
(4)
(5)
In (n x m) x (n x m) mu1ti~region memory array, the memory array is partitioned into
m modules of same size. Each module is a single-region memory system, which can u~s
the segments of spare row/column to support the system fault-tolerant. Considering
numerous combinations of potential failures spatial location, multi-region system should
be beneficial in the repair process.
Lemma 3: In the multi-region system with n equal to 2 and s ~ m + 1. the
reparability Y=I no matter the size ofm and p.
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Proof: As shown in Figure 2, there are 2 rows and 2 colwnns in each module.
Around each module, there are 4 either local or shared spares. Hence, the number of
spares given in each module is more than the size of the module, based on the lemma 2.
Y=l.
I~I~I~I~I
- - - -
I~I~I~I~I
- - - -
I~I~I~I~I
- - - -
I~I~I~I~I
Figure 2: A multi-region memory model with n :=: 2 and m = 4. There are totally 5 spare
rows and 5 spare columns.
When n> 2, m=2, there are totally 4 modules. Each module has 2 local spares and 2
shares spares, as shown in Figure 1(b). Yield analysis is based on the comprehensive
calculation. The procedure is as following:
(1). List a1l the spatial position combinations of K faulty cells. For instance, 6 faulty
cells, it could be that I cell in module A 2 cells in module B, 2 cells in module C and
15
?) cell in module D. It also could be 1 cell in module A, 3 cell in module B, 2 cell in
module C and none in module D. The reliabihty is different under different
combination.
(2). Analyze the yield of every combination.
(3). Calculate the yield of the system
(
Y = LYi/t
1=1
While t is total number of the combinations given the K faults and m modules.
When n >2 and m > 2, there are 3 groups of modules which share the commonality.
As shown in Figure 3, group 1 has 2 local spares and 2 shared ones. Group 2 has only I
local spare and 3 shared one. While in Group 3, each module has none local but 4 shared
spares. Therefore, the process of yield analysis is:
(I). Given K failures, list all the combinations that K failures could located in the 3
groups.
(2). In each group, analyze the yield just as above mentioned when n>2 and m-=2;
(3). Calculate the Y for th~ whole system.
3.1.3 Yield Analysis in Multi-region Memory with Hierarchical Active Redundancy
In (n x m) x (n x m) multi-region memory with hierarchical active redundancy,
the local spares are same as those in multi-region memory array. However, the shared
spares are cut into 2 segments. When a line containing less than n/2 faulty cells, it will be
replaced by the segment of shared spares first. Consequently, for the modules with local
16
fspares, the repair is at the two levels depended on the number of failures on a line. The
first level is spare segments and the second is spare line.
The yield analysis is similar to that in multi-region memory system except
adjustment of s for different groups of modules based on the hierarchy levels.
3
m
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fFigure 3. Multi-region memory model with n > 2 and m >2. There are totally 5 spare
rows and 5 spare columns in the system.
3.2 Yield analysis under dusted fault model
The negative binomial distribution was developed during the 1980's for
estimating the yield of memory chips with redundant word and bit lines, i.e. redundant
rows and columns [29]. It is a compouding distribution derived from the Poission and
Gamma distributions. There are two parameters in negative binomial distribution. They
are the mean A. and a clustering parameter a. As a increases. the negative binomial
distribution approaches the Poisson distribution. As a decreases, the negative binomial
distribution approaches a distribution yielding low values with near certainty and high
value rarely (the distribution grows an abrupt, long, thin tail).
The object for negative binomial distribution is the estimation of the probabilities
of all the fixable combinations of different failures. The resulting probabilities are added
because the fixable combinations are mutually exclusive events [30].
Similar fonnula is used in this work as stated in [31]. According to the notation
presented in Chapter Il-2.I, denoting the chip's yield can be written as follows:
*Y = Lproh(FPi) = I prob(FPi) prob (FPi isfixahle)
r=1
(6)
FP, is the ith fault pattern which can be fixed in a RRAM. k is the total number of
fixed fault patterns which could occur. p(K) is the probability that K faults are found on
the chip at the end of the manufacturing process, which can be expressed by the
generalized negative binom ial statistics [32]:
f(K +a) (Ala)K
p(K) =
K!r(a) (l+2.1a),(>a
18
(7)
that is
Using equation (7) we now turn to a funher expression derived from equation (6),
.,
Y = L p (K)" prob (FP is fixable)
K~O
(8)
The formula (8) consists of two ternlS. The latter one can be obtained from
Chapter III - 3.1 determined by different memory architectures because the faults are
under random distribution within a memory chip as stated in the assumptions.
The truncation of the infinite sum in formula (8) can affect error E level. With
certain value of A and a we using in formula (8), the bigger K we truncate the sum at will
give rise to a smaller error E. Therefore, it is worthwhile to select an approximation level
E and deri vat ian of the truncation level K to compute the yield.
Lemma 4: when the number offault is 0, that is K = 0, all the fault patterns can be
fixed. (Proof is obvious since no fault occurs in a chip, the yield is 1).
Consequently, the fonnula (8) can be rewritten as follows:
'"y = p(O) + L p(K)'- proh (FPis Juab/e)
K~I
and
lp(O) = (J../ a)"
19
(9)
( 10)
-"
CHAPTER IV
PARAMETRIC SLMULATION
4.1 Simu lation with the faults under random distribution
The effect of the different memory model, memory size and redundancy amount on
the reliability of the fault-tolerant memory system is studied through numerical
experiments In this section. Simulation was performed usmg a Sun Microsystems
Enterprise 3000 In the Oklahoma State University Computer Science Department.
Parameters used in this simulation are summarized in Table 1. Parametric simulation
results are given in Figures 4 to 7 and specific values are shown in Tables 2 to 5 where 3
different memory reconfiguration models are compared with regards to the
reconfiguration efficiency. For example, under the failure rate 0.2% and 5 spare rows
and columns, when the memory size is 4K, the reliability in single-region memory
system is 1.01 E-7, in multi-region memory system which is partitioned ioto 16 modu les,
it is 0.0093 and in multi-region memory with hierarchical active redundancy it is
increased Into 0.127435. The reconfiguration efficiency in multi-region memory with
hIerarchIcal active redundancy is very significant. The following observations can be
obtained from the results:
1. In all the three reconfiguration memory models, under failure rate of 1%
and specific amount of the spares, system yield decreases with memory
. .SIze mcreasmg.
lI. The increment of the spares can significantly enhance the system yield in
all the three reconfiguration memory models. The trade-off, however, is
the overhead of demanding more system resource.
20
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III. Compared to single-region memory reconfiguration model, the efficiency
is significantly increases in multi-region memory model. This effect is
Table 1
SIMULAnON PARAMETERS (I)
Parameter Meaning Value
n Row/column size of memory module 2-64
m Module number 2-32
S Number of spare rows/columns variable
P Probability of fault rate ~ 1%
n
L Module size 4-4K
(n'm)L Memory array size 4-4K
especially obvious with the memory size increasing. As the observation I,
memory size has a dramatic effect on the system reliability given the
failure rate and the amount of spares. While in multi-region memory
model, this effect is becoming less dramatic because of shared spares
between neighboring modules and more flexible reconfiguration strategy
with segments of the spares instead of one line to replace the fault line in
the memory module.
IV. Multi-region memory with hierarchical active redundancy shows the most
beneficial effect on sustaining the higher level of the system yield. It
inherits the shared spares between neighboring modules in multi-region
memory with redundancy. Moreover, the replacement becomes flexible
21
Relationship between Size of Memory Array and Yield
Under Fault Random Distribution (p=O.Ol)
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Figure 4: Yield analysis results of a single-region memory array with different size
and different number of the spare rows and columns under random distribution of
faults. (The failure rate p = 0.01)
Size of Yield (Y)
memory s = 10%N s = 20%N s =30%N s =40%N s =50%N
(N)
--
2 1 1 1 1 1
4 1 1 1 1 1
8 I 1 I 1 1
16 0.0289 1 1 1 1
32 5.99E-12 8.96E-4 7.21E-2 1 1
64 2.02E-63 2.32E-32 1.76E-12 8.32E-4 8.46E-l
Table 2. Yield analysis results of failure rate 0.01 under fault random distribution.
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Relationship between the number of spares and yield under
random fault distribution (N=64, p=O.OI)
1.00 .--------------~+_4~...._-_+_- .........-____,
0.80 ----
0.60 - ------
0.40
0.20
0.00
o 0.2 0.4
s
0.6 0.8
Figure 5. The yield analysis results of 64 x 64 single-region memory array under
random fault distribution with p = 0.01. The values on X axis refer to the ratio
between the number of spares (s) to the size of the memory array (N).
Ratio of Yield (Y)
S over N
10% 2.02E-63
20% 2.32E-32
30% 1.76E-12
40% 8.32E-4
50% 8.46E-l
60% 9.98E-l
70% 1
80% 1
90% 1
100% 1
Table 3. The yield analysis results of 64 x 64 single -region memory array under p =
0.01.
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Yield in Different Repair Under Fault Random
Distribution(n=2)
100
80
,,--...
~ 600
0
"'-'" 40 -
>--
20
0
0 20 40
Memory size
60
---I
80
Figure 6. Yield analysis in single-region, multi-region and multi-region with
hierarchical active redundancy memory models under fault random distribution. In
the latter two models, there are 4 modules partitioned from the memory array. The
failure rate p = 0.2% and s =3.
r--
Yield (Y).: Memory size
I --Single Region Multi Region MR Hierarchy
12 1 I J
4 1 1 I
8 1 I 1
]6 1 1 1
32 I 1 I
52 3.17E-7 0.0323 0.3326
56 6.83E-IO 0.00638 0.1837
i 60 1.058E-12 7.26E-4 0.08583
64 1.2474E-15 1.54548E-5 0.03322
Table 4. The yield analysis results in three different reconfigurable memory models
under fault random distribution with p = 0.2%, n =2 and s=3.
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Yield in SR, MR and MRH (n=4)
1
---------------.... - --
0.8
---SR
-o-MR
--MRI-I
-----~- - ---1
60 804020o
I
I
I
o L----- --------- --- -
0.2
0.6
0::: i
I
0.4 ~ -1
Memory size
Figure 7. Yield analysis in single-region. multi-region anti multi-region with
hierarchical active redundancy memory models under fault random distribution.
Tn the latter two models, there arc 16 modules partitioned from the memory array.
The failure rate p = 0.2% and s =5.
Memory size Yield (Y)
Single Region Multi Region I MR Hierarchy
2 I I 1
4 I I 1
8 I 1 1
16 1 1 1
32 1 1 1
52 0.06475 0.090124 0.3070
56 0.001415 0.0462 0.2329
60 1.589E-5 10.02168 0.1744
----
64 1.01£-7 0.0093 0.127435
-------
Table 5. Yield analysis result in SR, MR and MRH under fault random
distribution whenp = 0.2%, n =4 and 5=5.
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even within a memory module. The latter improvement makes the reconfiguratLon model
of multi-region memory with hierarchical active redundancy outstanding regarding to the
reconfiguration efficiency. The advantage from this model is more significant with the
.. .
memory Slze IOcreasmg.
Intelligent exploitation of the proposed measurements estimation technique makes
possible the designing and manufacturing of balanced onboard memory system satisfying
reliability while maintaining minimal amount of redundancy. Since the limitation of the
computer resource, even bigger memory array, for instance, more than 4K, are not
analyzed in this research. However, the trend derived from this paper shows multi-region
memory reconfiguration model with hierarchical active model is definitely an optimal
design to support high yield without exhausting much system resource.
4.2 Simulation with the clustered fault model
Under the fault clustering distribution with the number of faults modeled with
negative binomial statistIcs in a wafer and faults randomly distributed in the chips, the
relationships among the different memory architectural models, memory size, number of
redundancy and the yield of the fault-tolerant memory system are also studied by the
simulation. Parameters used in the simulation are summarized in Table 6. Among these
parameters, ex. (the frequency distribution of the number of faults per chip) and y (the
average number of faults for the product chip) arc critical for the binomial negative
statistics. A value of ex. = 2 has been found to be a good compromise over a long period
of time for modeling the yields [30]. Since only small-size clustering is considered in this
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simulation, A is set to 2. The values for the Gamma function in binomial negative
distribution are obtained from [36].
Table 6
SIMULATION PARAMETERS (II)
Parameter Meaning Value
n Row/column size of memory module 2-64
m Module number 2-32
S Number of spare rows/columns variable
n
L Module size 4-4K
(n·m)L Memory array size 4-4K
a Frequency distribution of the number of faults 2
A Average number of faults for the product chip 2
K* Truncation level JO
Parametric simulation results are given In Figures 8 to 1I. Thc rclationshir
between the yield and the number of redundant row/column in a 64 x 64 single-region
memory array under fault clustered distribution model, which was shown in Figure 9, fits
the Figure 1 in [33]. The following observations were derived from results in these
studies.
1. Similar to the random distribution model of failures, the system yield
decreased with memory size increasing. However, the effect of memory
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Relationship between memory size and
yield under fault clustered distribution
with different redundancy
..
0.9
"'C
.~ 0.8
>-
0.7
0.6
0 20 40
size
60
----+---- S=10 % N
___ S=20%N
80
Figure 8. Yield analysis results of a single-region memory array with different
size and different number of redundancy under fault clustered distribution model.
Relationship between number of
redundancy and yield under fault clustered
distribution with memory size of 64
0.8
"0 0.6
Q)
'>'- 0.4
0.2
0
0 2 3 4 5 6
redundancy number
Figure 9. The yield analysis results of 64 x 64 single-region memory array under
fault clustered distribution model.
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Yield in different repair under fault clustered
distribution
-,
I
0.98 -j
0.96
"'0
.~ 0.94
>- 0.92
0.9
0.88
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Memory size
60 80
--+-- SR
____ MR
--.-MRH
Figure 10. Yield analysis in single-region (SR), multi-region (MR) and multi-
region with hierarchical active redundancy (MRH) memory models under fault
clustered distribution. In the latter two models, there are 4 modules partitioned
from the memory array.
Yield in SR, MR and MRH (n=4) under fault
clustered distribution
1
0.98
0.96
"'0
<ll 0.94
>-
0.92
0.9
0.88
o 20 40 60
memory size
80
-+-SR
____ MR
---.- MRH
Figure 11. Yield analysis in single-region (SR), multi-region (MR) and multi-
region with hierarchical active redundancy memory models under fault clustered
distribution. In the latter two models, there are 16 modules partitioned from the
memory array.
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sIze on system yield lS less significant than that In fault random
distribution model.
fI. The increment of the spares can significantly improve the system yield in
all the three reconflguration memory models.
fII. Contrary to the result derived in the fault random distribution model. the
efficiency of reconfiguring single-region memory array is the highest
among al1 the three memory systems under fault clustering distribution.
Multi-region memory array with active hierarchical redundancy still can
perform better than multi-region memory array, but cannot compete with
single-region memory system when the number of faults is under binomial
negative distribution and only within a memory chip, those faults are
distributed under umfied distribution.
Among all the factors, memory size, partition of the memory array, hierarchical
spares and the number of redundancy, the number of redundancy ['lays the mosL
important role in improving the system yield under the fault clustered distribution model.
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CHAPTER V
DISCUSS10N
5.1 Overhead for multi-region memory architectural model
In a single region RRAM with s redundant rows/columns, address comparators
are required to realize the row/column deletion in presence of defective wordlbit
addresses. These addresses are programmed in the address comparators and compared
with the input address. Thus at most s defective nonna] bitlines/wordlines can be
repaired.
When a memory array is divided into subarrays (modules), two approaches can be
used for row/column replacement. The fi rst approach is denoted as simultaneous
replacement. In this approach, the number of address comparators should be equal to the
number of spare row/column in a subarray. Each address comparator compares only the
intra-subarray address signals and the output is commonly supplied to all the subarrays.
The tnter-subarray address signals in turn to select one of the spare rows/columns. In this
approach, to replace one defective nonnal line, all the other normal Iines with the same
incra-subarray address are also replaced even if (hey are not defective. This causes two
problems associated with this approach. First, tbe usage efficiency of spare line is lower,
and the number of spare Iines should be larger, which results in chip-area increase.
Second, the probability of unsuccessful repair due to defects in the spare lines that
replaced normal lines is higher, which results in yield degradation.
The second approach is an individual replacement. Each spare lme in every
subarray has its own address comparator. The number of address compara(or~ is
therefore the value of multiplication of the number of spare row/column in a subarray and
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the number of subarrays in the multi-region memory system. Each address comparator
compares both intra- and inter- subarray address signals. Tbis approach, however, has the
disadvantage of lower usage efficiency of address comparators, resulting in an increase in
the area of address comparators.
5.2 Yield comparison between random fault distribution and fault clustering
To predict the manufacturing yield, it is required for the knowledge of the average
number of faults, the location fault distribution (that is probabilistic quantity) and the
spare allocation problem. As is known, in presence of redundancies for a real VLSI
system, a spare distrlbutioJ1 is a sequence of different kinds of spare. It is optimal when
covers the higher number of faults with the lower number of spares, which is called
optimal spare allocation problem and in general, it is a NP-complete problem. In
literature, different fault distribution models have been taken with the trade-off of the
level of accuracy and ease of use.
The two fault distribution models studied in this work have been widely used and
considered as one of the statistics that best fits experimental data. The random fault
statistics provides the probability of chip acceptability given the presence of a set of
manufacturing faults. The negative binomial statistics fault model, however, takes into
account the clustering phenomena. It is shown in this research in both fault distribution
models, the number of redundancy can significantly improve the system yield. But as we
know, the introduction of too many spares definitely increases the system overhead. In
real world, even spares cannot be fault-free completely, which in tum, could not sustain a
high stable yield level with paying the cost of high overhead.
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Second common between random fault distribution model and fault clustered
distribution model is that memory size exerts negative effect on the system yield. Under
same fault occurring rate, the larger the memory size, the less the yield can be enhanced
in presence of spares. However, the size of RAM quadruples almost every two or three
years. It is Impractical to restrict the size ofrnemory to try to achieve higher yield.
In this research, different memory architectural models have been introduced in
order to search a new strategy to improve the yield. Although with the overhead
mentioned in Chapter 5.1, it is obvious that under fault random distribution model, multi-
region with hierarchical active redundancy is outstanding to sustain a higher level of
yield compared to the common single-region memory system in presence of limited
number of spares. The flexibility derived from both shared spares between the
neighboring modules and replacement of segments of the spares, however, becomes less
important in presence of clustered faults. Yet it is clear that multi-region with hierarchical
active redundancy is a good strategy to improve the system yield with less overhead as
long as the faults disnibution is under random statistics.
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CHAPTER VI
CONCLUSION
This thesIs work presented yield measurement and estimation technique for fault-
tolerant embedded memory system under random and clustered fault distribution. By
exploring architecture-driven methods rather than repair algorithm-driven methods,
yields of three different reconfigurable memory architectures, i.e. single-region memory
architecture, multi-region memory architecture and multi-region memory with
hierarchical redundancy architecture are compared to investigate the optimal design and
manufacturing of reliable embedded memory system. According to the simulation results
given, the multi-region reconfigurable memory with hierarchical redundancy
demonstrated the best yield under random fault distribution among the three architectures
considered. Multi-region memory also shows the beneficial effect on sustaining the
higher level of the system yield compared to the single-region memory.
Under clustered fault distribution, the mUlti-region memory with hierarchical
redundancy does not perform as satisfying as that under random fault dislribution. Single-
region memory architecture displays the highest yield among all the three architectures.
Multi-region memory system with hierarchical redundancy is still shown to be more
reliable than multi-region memory system. However, the flexibility provided by both
hierarchical redundancy and multi-region memory does not contribute significantly to the
improvement of the system yield under clustered fault distribution.
Based on the results obtained from this thesis, the work can be extended to the
larger size memory to investigate more practical yield analysis among these three
memory architecture models under different fault distributions in the future.
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VLSJ
WSJ
RAM
RRAM
DRAM
FP
SR
MR
MRH
Ie
ABBRECIATlONS AND ACRONYMS
Very-large scale integration
Wafer-scale integration
Random Access Memory
Redundant RAM (, i.e. a random access memory with spare
rows/columns
Dynamic Random Access Memory
Fault Prone
Single -region memory array model Wl!h redundancy
Multi-region memory model with redundancy
Multi-region memory with hierarchical redundancy
Memory integrated circuits
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APPENDIX A
THE BOOLEAN EXPRESSION ON THE ROW/COLUMN DELETION IN THE
SINGLE-REGION MEMORY
In a single-region memory array which size is NxN with S spare rows and S spare
columns. Suppose there are K faulty cells (K = N2p, p is the fault rate here) in the
memory array.
Assumption:
• Once all the defective cells have been replaced, even there are more spare row or
column existing, no replacement occurs again
• There is no difference among all the spare rows or all the spare columns, i.e. if
one defective cell can be replaced by one spare row (column), it can be replaced
equally by all the other spare rows (columns).
• The possibility of overlapping defects is allowed.
1. Condition: min(KsN, KsS)
• All K faulty cells are at the same row
• All K faulty cells are at the same column
• None of K faulty cells are at the same line (O<k<K, k IS an random
integer)
max(min(rl, ... ,rk,cl, ... ,CK_k), min(rl, ... ,rK)' min(cl, ... ,CK), min(cl, ... ,ck, rl,
... ,rK-k»
• Among all K faulty cells, they can be divided into x groups so that each
group of cells are at the same row (there are k l groups with only one node
inside). Also they can be divided into y groups so that each group of cells
are at the same column (there are k2 groups with only one node inside)
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max(min(rl, ... ,r~), min(cl," .,cy), min(rl •... , [x-k.I, CI, ... , Ckl), min(cl, ....
Cy.kl, fl, ... ,rk,l))
2. Condition: min (K5.N, K>S)
• All K faulty cells are at the same row
rl
• All K faulty cells are at the same column
CI
• None of K faulty cells are at the same line
i. The amount of faulty cells are more than the addition of spare rows
and columns, i.e. K>2S
4>(x)=O (the system cannot work by replacement)
ii. S<~2S
max( miner), ... ,rS,CI, ... ,CK-S), min(el, ... ,Cs, rl, ... ,rK-S»
• Among all K faulty cells, they can be divIded into X groups so that each
group of cells are at the same row (there are k l groups wlth only one nude
inside). Also they can be divided mto y groups so that eaeh group of cells
are at the same column (there are k2 groups WIth only one node Inside)
i. x~ S and y~ S,
max(min(rl, ... ,r~), min(el, ... ,cy),
min(cl, ... ,Cy-k2, rl, ... ,Tk2»
ii. xS: Sand y>S
iv. x>S and y>S and (x-kdS: Sand (y-k2» Sand k l~S and k2s: S
min(r]" .. ,r~.kl.CI , ... ,Ck I)
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min(rl," "rx-kl.Cl, ... ,c\( 1)
VILl. x>S and y>S and NOT«x-k l )5 S and kl~S »and NOT(y-k2)5 S
and k2~ S»
Mx)O
3. Condition: min(K>N, ~S)
(All K faulty cells cannot be at the same row or the same column)
• None of K faulty cells are at the same line
max(min(r" ... ,rk,Cl,' .. ,CK.\..), min(r" ... ,rK), min(cl .....cK), min(cl.·· ..Ck, T, .
.. . ,fK.k»
• Among all K faulty cells, they can be divided into x groups so that each
group of ceHs are at the same row (there are k l groups with only one node
inside). Also they can be divided into y groups so that each grour of cells
are at the same column (there are k2 groups with only one node inside)
max(min(rl, ... ,r.\), min(c" ... ,cy), min(rl, ... , r._kl, CI, ... , Ckl), min(el, ....
Cy.k2,TI. ... ,rk2»
4. Condition: mln(K>N, K>S)
(All K faulty cells cannot be at the same row or the same column)
• None of K faulty cells are at the same line
i. The amount of faulty cells are more than the addition of spare rows
and columns, i.e. K>2S
4>(x)=O (the system cannot work by replacement)
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ii. S<K.52S
max( min(rl,_. _,rS,cl, ... ,CK.S), min(c!,. _.,cs. rl,.· .,rK-S)
• Among all K faulty cells, they can be divided into x groups so that each
group of cells are at the same row (there are k] groups with only one node
inside). Also they can be divided into y groups so that each group of cells
are at the same column (there are k2 groups with only one node inside)
i. x~ S and y~ S,
max(min(rl, ... ,r~), min(el, ... ICy),
min(e), .. -,cy.k1, rl,_' .,ru»)
ii. x~ Sand y>S
max(min(rl .... ,rx), min(rl , ... h ..kl ,C I, ... ,C.I)
iii. x>S and y>S and (x-k )~ S and (y-k2)~ S and kl~S and k2~ S
iv. x>S and y>S and (x-k])~ Sand (y-k2» S and kl~S and k2$ S
v. x>S and y>S and (x-kd~ Sand (y-k2)$ S and kl~S and k2>S
min(rl ,_. -Irdl.CI, _.. ,C. I)
VI. x>S and y>S and (x-kd>S and (y-k2)$ Sand k I-:;'S and k2~ S
min(cl, ... ,Cy _.2, [I, ... ,rk2)
vii. x>S and y>S and (x-kd$ S and (y~k2)$ Sand kl>S and k2$ S
VlIl. x>S and y>S and NOT«x-k 1)$ Sand kl$S »and NOT«y-k2)~ S
and k2~ S»
~(x)=o
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APPENDIXB
CODE FOR YIELD ANALYSIS UNDER SINGLE~REGJON MEMORY ARRAY
. . ..IrnportJava.lo. ;
import java.uti!. "';
import java. util.StringTokentzer;
publi.c class SR
{
public static void main (String[] args)
{
//initialize N, K-N"'N, S~N, p=O.Ol
int N=32;
inc S;
int K;
if(N/l 0»= 1)
S=(int)(1\*O.I)+ I;
else
if«N*NIl 00»= I)
K=(int)(N*N*O.O 1)+1;
else
K=l;
double p=O.O I;
/linitialize PI, P2, PJ
double PI =Math.pow« I-p), N*N);
double P2=O;
double P3=O;
double P2';
double P22=O;
//choose K cells with repetition allowed;
/Ithese K cells will fit<=S rows, <=S columns
int round= 1;
doubler] arr=new double[S+ I ];
double sum==Combine(N, round)*Combine(N,K);
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if/end
arr[ []=Combine(N,K);
while(round<S)
{
round++;
double m=Combi ne(N,round);
double n=Combine(N*round,K);
double sum I ;
double u=O;
for(int i=round-l ;i>O;i--)
u=Combine(round,i)+arr[i]+u;
sum I=m *(n-u);
arr[round]=sum I/m~
System.oUl.println("sum I is "+sum I+" round "+round+" u "+u +"n
"+n);
sum=sum+sum 1;
}
System.out.println("sum is "-+sum+" total is "+Combine(N*N,K));
double s=sum/Combine(N*N,K);
P2=s*s;
double R=O;
if(K<=S)
R-·I;
else if(K>S )
R P2;
System.out.println("R is "+R);
II/end main
public static double Combine(int m, int 0)
{
ir(m<n)
return 0;
iot x=m;
iot y=n;
double z=(double)x/y;
for(im i O;i<n-I ;i++)
(
x=x-l;
Fy-l;
z=z*(double)(x)/(double ley);
retum z;
li/cnd function of combination
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APPENDIX C
CODE FOR YIELD ANALYSIS IN MULTI-REGION MEMORY ARRAY UNDER
RANDOM FAULT DISTRIBUTION
import java.io.*;
import java.util.*;
import java.utiI.StringTokenizer;
//when n::o'2 multi region repair
public class MR I
~
public static void main (String[) args)
{
Ilin a matrix ofn*m size, n is fixed at 2
lIS is 3
int n=2;
int m=26;
double p=O.0022;
int K=(int)«double)n*m *n"'m*p)+ I;
Ilget all the possible pat1em
String(] s=rePattem(pattemList(KA),4);
int count :0;
double P=O;
for(int i=O;i<s.length;i++)
J
1
double prob=l;
if(s[i].compareTo("")==O)
break;
else
{
count++;
String str=s[i];
System.out.pri ntln(s[i);
for(int j=O;j<s[i).lengthO;j++-)
{
jf(str.substring(j,j+ I).compareTo("O") !=O)
{
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char ch I=str.charAt(j);
int k=(int)ch 1-48;
prob=prob*caISingle(m,k,2,0.75,0.75);
}
P=P+prob;
}
}
System.out.println( ItR is "+P/count+ " "+count);
public static String[] patternList(int K, int S)
{
double size=Math.pow(S,K);
String[] str=new StringI (int)5ize];
for(int i=O;i« int)size; i++)
str[i]="";
if(K ---1)
{
for(int i=O;i<S;i++)
str[ i]=Integer.toStri ng( i);
}Jlend if
else
{
int count=O;
String[] st=patternList(K-1,5);
for(int i=O;i<st.length;i++)
{
fore int j -O;j<S;j++)
I
str[count] =st[i] .concat(lnteger. toString(j»;
count-+--';
}/Jend for
~J/end for
}/Jend else
return str;
}//end function
public static String[] rePattem(String[] str, int S)
I
int length=str.length;
String[] s=new String[length);
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forUnt i=O;i<length;i++)
s[i]="";
int num=O:
[or(int i=O;i<length;i++)
{
if(str[i).compareTo(" ")! =0)
{
int[] count=new int[S);
for(int k=O;k<S;k++)
count[k]=O;
for(int j=O;j<str[i).1engthO;j++)
{
char chl=str[i].charAt(j);
int y=(i ot)ch 1-48;
countly]++;
}/Jend for
String string="";
for(int I=O;l<S;I++)
string=string.concat(lnteger.toStri ng(count[l]));
int mark=O;
for(int m=O;m<num;m+-1-)
{
if(s[m).compareTo(string)==O)
{
mark=] ;
break;
}
}//end for
if(mark==O)
{
s[nurn]=string;
num++;
}
}J/end if
}//end for
return 5;
}//end function
public static double calSingle(int n, int k,int $, double fl, double £2)
{
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I
}if(k<=fl *s II k<=£1*s)
return I;
int round= I;
double[] an=new double[s+ I];
double sum=Combine(n, round)*Combine(n,k);
arr[ 1]=Combine(n,k);
while(round<s)
{
round++;
double m=Combine(n,round);
double t=Combine(n*round,k);
double sum I;
double u=O;
for(int i=round-I ;i>O;i--)
u=Combine(round,i)*arr[i]+u;
suml =m*(t-u);
arr[round]=sum 11m;
sum=sum+sum I;
double sl=sum/Combine(n*n,k);
double P=s I *s I *f1 *£1;
return P;
}//end function
public static double Combine(int m, int n)
{
if(m<n)
return 0;
int x=m;
int y=n;
double z=(double)x/y;
for(int i=O;i<n- I ;i++)
{
x=x-I;
y=y- I;
z=z*(double)(x)/(double)(y);
return z;
}//end function of combination
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APPENDIX D
CODE FOR YIELD ANALYSIS IN MULTI-REGION WITH HIERARCHICAL
REPAIR UNDER RANDOM FAULT OJSTRIBUTION
import java.io."';
import java.uti!. *;
import java. uti!. StringTokenizer;
Ilwhen n =4, muJtlregion repair, hierarchy
public class MR2h
{
public static void main (Strlng[] args)
l
lithe size ofn*m, n=4, S:.-5
int n=4;
int m=12;
double p=O.0022;
int K=(int)«double)n*m*n*m*p)+ I;
I/for multiregion, first divide into 4 groups
Ilget all the rossible panerns
Stri ng[] s=rePattem(panern List( K,4),4);
daub le[] PI =new doub le[ I00000];
doubler] P2=new doubler I00000];
doubler] P3=new double[ 100000 J;
double[] P4=new doubler 100000];
int numl=O;
mt num2=0;
101 num3=0;
mt num4=O;
double P=();
Jnl count=O;
Ilanalyze each pattern
for( inl iO;1<s.length; i++)
{
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if(s[i).compareTo("II)=O)
break;
else ifts[ i].compareTo("I)!=O)
{
String st=s[i];
System.out.print(st+"\tlt);
for(i nt j=OJ<4J++)
{
if(st.substring(j J+ I ).compareTo("0")! =0)
{
int k=lnteger.parselnt(st.substring(jj+ I);
String[] stri ng=rePattem(pattemList(k,4),4);
System.out.println("k is "+k);
//first group
ifU=~)
(
for(int I=O;I<string.length;H j.)
{
if(string[l).compareTo("It) !=O)
{
double prob= 1;
[or(int m! =O;m 1<4;m 1+; )
{
if(string[l].substring(m I,m 1+J).compareTo("O")!=O)
(
char chl=string[I].charAr(ml);
int kl=(int)cbl-48;
double probl =caISingle(n,k 1,3,0.75,0.75);
prob=prob"'prob 1;
}
PI[numl] prob;
numl++;
}//end if
}//end for
}//end if in the first group
//second group
else if(j=l)
{
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for(int l=O;I<string.length;l++)
{
if(string[I].compareTo("t1)!=0)
{
double prob= I;
for(int m 1=O;m1<4;m 1++)
{
if(string[l).substring(m 1,ml+ I).compareTo(ltO") !-O)
{
char ch1=string[l ].charAt(m1);
int kl=(int)chl~48;
double prob I=caISingle(n,kl ,3,0.75,0.5);
prob=prob*prob 1;
}
}
P2[num2]=prob;
num2++;
}//end if
}//end for
}//end if in the second group
//third group
else if(j==2)
{
for( int 1=0;l<string.length;I++)
{
if(string[l] .comparcTo("l)! =0)
{
double prob= L;
for(int m I:=:O;m 1<4;m I++)
{
if(string[l].substring(rnl,m 1+ l).compareTo("O")!=O)
{
char ch 1=string[l] .charAt(m {);
int kl=(int)chl-48~
double prob 1=caJSingle(n,kl ,3,0.75,0.5);
prob=prob*prob 1;
}
}
P4[num4]=prob;
num4++;
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}//end if
}//end for
}//end ifin the second group
else
{
[or(int l=O;I<string.length;l++)
(
if(string[I].compareTo("")! =0)
{
double prob= 1;
for(int m 1=O;m 1<4;m 1++)
{
if(string[l).substring(m I,m 1+I).compareTo("O")!=O)
{
char ch 1=string[l].charAt(m I);
int k1=(int)ch 1-48;
double prob I=caISingle(n,k 1,3,0.5,0.5);
prob=prob*prob 1;
P3(num3]=prob;
num3++;
} }//end for
}//end else in the third group
//ca1cuJate the whole probability
for(int u=O;u<=num 1;u++)
(
forCint v-"'O;v<=num2;v+ +)
{
for(int w=O;w<==num3;w++)
{
for(int x=O;x<=num4;x++)
J
I
P=PtP I[u]*P2[v]*P3[wJ*P4[x];
couott+;
}//end for
}/Iend
}//end
numl=O;
num2=O;
num3=O;
num4=O;
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}//end if
}//end for
}//end if
}//end for
System.out.println("R is "+P/count+ II "+count);
}//end main
public static String[] partemList(int K, int S)
{
double size=Math .pow(S,K);
SlTing[J str=new String[(int)size];
for(int i=O;i«int)size;i++)
str[ i]---"";
if(K - I)
{
fore int i=O ;i<S ;i++)
str[ i] =lrlteger. toString(i);
}//end if
else
{
int count=D;
String[] st=partemList(K-I ,S);
fore int i=O; i<st. length; i++)
{
fore int j =OJ<S ;j++)
{
str[count]=st[i).concat(Integer.toString(j );
count++;
}//end for
}//end for
}//end else
return str;
}//end function
public static String[] rePattem(String[] str, int S)
{
int lengtb=str.length;
String[] s=new String[length];
for(int i=O; i<length; i++)
s[iJ-·"";
int Dum :0;
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for(int i=O;i<length;i++)
(
l[(str[ i) .compareTo("") !=O)
{
int[) count=new int[S);
for(int k=O;k<S;k++)
count[k)=O;
fore int j=O;j<str[ i]. lengthOJ ++)
{
char ch 1=str[ i) .charAt(j);
int y=(int)ch 1-48;
count[y)++;
}//end for
String string="";
for(int I=O;I<S;I++)
string=string.concat(Integer. toS tring(count[I]));
int mark=O;
for(int m=O;m<num;m++)
{
i f(5[m},compareTo(string)= ~O)
{
mark=l;
break;
}
}//end for
if(mark==O)
{
s[num]=string;
num++;
}
}llend if
~ /Iend for
return s;
II/end function
public static double calSingle(int n, int k,int s. double f1, double f2)
(
if(k<=fl *s II k<=f2*s)
rerum 1;
int round=L
double[] arr=new double[s-\- I];
double sum=Combine(n, round)*Combine(n,k);
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arr[ I)-Combine(n,k);
whlle(round<s)
(
round++;
double m=Combine(n,round);
double t=Cornbine(n*round.k);
double sum 1;
double u=O;
for(int i=round-l;i>O;i--)
u=Combine(round, i)*arr( i]+u;
suml=m*Ct-u);
arr[round]=sum 11m;
sum=sum+sum I;
}
double s I =sumlCombineCn*n,k);
double P=s I *s I *f] *f2;
return P;
}I/end function
public static double Combine(int m, iot n)
{
if(m<n)
return 0;
int x-=m;
jnt y=n;
double z=Cdouble)x/y;
for(int i=O;i<n-1 ;i++)
~
x=x-l;
'Fy-l;
z=z*(double)( x)/(double)(y);
}
return z;
}//end function of combination
}I/end class
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